Bump difftest: connect AXI inside when !isFPGA#259
Merged
Conversation
klin02
force-pushed
the
fix-axi
branch
3 times, most recently
from
076617e to
810668a
Compare
klin02
changed the title
Previous #258 always expose CPU/MEM AXI ports and connect them in Difftest. This change move the connect back to DUT inside by default, and only override `cpu <> mem` with `cpu <> cpuIO` and `mem <> memIO` when isFPGA with DifftestMemCtrl.exposeIO(cpuAXI,memAXI).
poemonsense
approved these changes
Jun 3, 2026
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Previous #258 always expose CPU/MEM AXI ports and connect them in Difftest.
This change move the connect back to DUT inside by default, and only
override
cpu <> memwithcpu <> cpuIOandmem <> memIOwhenisFPGA with DifftestMemCtrl.exposeIO(cpuAXI,memAXI).